IAS Seminar

Model Checking Embedded Systems

Lucas Cordeiro lucascordeiro@ufam.edu.br





Career Summary

- BSc in Electrical Engineering, MSc/PhD in Computer Science
 - algorithms, software engineering, formal verification, and embedded systems
- 39 reviewed publications, including 6 journal papers and 33 workshop/conference contributions
 - distinguished paper awards at SAC'08 and ICSE'11, and two bronze medals at TACAS'12 and TACAS'13
- developer of XMPM, STB225, and ESBMC tools
- research collaborations with Southampton and Stellenbosh
- research funding from Samsung, Nokia, and Royal Society
- research team leader (one PhD, four MSc, and two BSc students)
 - acting as course leader of Electrical Engineering

- embedded system is part of a well-specified larger system (intelligent product)
 - automobiles



- embedded system is part of a well-specified larger system (intelligent product)
 - automobiles
 - airplanes



- embedded system is part of a well-specified larger system (intelligent product)
 - automobiles
 - airplanes
 - communication systems



- embedded system is part of a well-specified larger system (intelligent product)
 - automobiles
 - airplanes
 - communication systems
 - consumer electronics



- embedded system is part of a well-specified larger system (intelligent product)
 - automobiles
 - airplanes
 - communication systems
 - consumer electronics
 - medical systems



- embedded system is part of a well-specified larger system (intelligent product)
 - automobiles
 - airplanes
 - communication systems
 - consumer electronics
 - medical systems



- provide a number of **distinctive characteristics**
 - usually implemented in DSP, FPGA and μ C (mass production)

- embedded system is part of a well-specified larger system (intelligent product)
 - automobiles
 - airplanes
 - communication systems
 - consumer electronics
 - medical systems



- provide a number of **distinctive characteristics**
 - usually implemented in DSP, FPGA and μ C (mass production)
 - functionality determined by software in read-only memory

- embedded system is part of a well-specified larger system (intelligent product)
 - automobiles
 - airplanes
 - communication systems
 - consumer electronics
 - medical systems



- provide a number of **distinctive characteristics**
 - usually implemented in DSP, FPGA and μC (mass production)
 - functionality determined by software in read-only memory
 - multi-core processors with scalable shared memory

- embedded system is part of a well-specified larger system (intelligent product)
 - automobiles
 - airplanes
 - communication systems
 - consumer electronics
 - medical systems



- provide a number of **distinctive characteristics**
 - usually implemented in DSP, FPGA and μ C (mass production)
 - functionality determined by software in read-only memory
 - multi-core processors with scalable shared memory
 - limited amount of energy

Verification Challenges

• verification methodologies for embedded systems



- verification of embedded systems raises additional challenges
 - handle concurrent software
 - meet time and energy constraints
 - legacy designs (usually written in low-level languages)
- improve coverage and reduce verification time

Bounded Model Checking (BMC)

Basic Idea: check negation of given property up to given depth



- transition system *M* unrolled *k* times
 - for programs: loops, arrays, ...
- translated into verification condition ψ such that

ψ satisfiable iff ϕ has counterexample of max. depth *k*

• has been applied successfully to verify (embedded) software

BMC of Multi-threaded Software

- concurrency bugs are tricky to reproduce because they usually occur under specific thread interleavings
 - most common errors: 67% related to atomicity and order violations, 30% related to deadlock [Lu et al.'08]



BMC of Multi-threaded Software

- concurrency bugs are tricky to reproduce because they usually occur under specific thread interleavings
 - most common errors: 67% related to atomicity and order violations, 30% related to deadlock [Lu et al.'08]



BMC of Multi-threaded Software

- concurrency bugs are tricky to reproduce because they usually occur under specific thread interleavings
 - most common errors: 67% related to atomicity and order violations, 30% related to deadlock [Lu et al.'08]



- SystemC consists of a set of C++ classes that simulates concurrent processes using plain C++
 - object-oriented design and template classes



the standard C++ library complicates the VCs unnecessarily

 SystemC consists of a set of C++ classes that simulates **CONC** template <class _Tp, class _Alloc>void vector<_Tp, _Alloc>::_M_fill_insert(iterator __position, size_type __n, **– ol** const Tp& x){ **if** (n != 0) { cutable **if** (size type(M end of storage - M finish) >= n) { file Tp x copy = x; Stand const size_type __elems_after = _M_finish - __position; Libraries iterator __old_finish = _M_finish; **if** (elems after > n) { uninitialized copy(M finish - n, M finish, M finish); _M_finish += __n; copy_backward(__position, __old_finish - __n, __old_finish); fill(___position, ___position + ___n, ___x_copy); the star

- SystemC consists of a set of C++ classes that simulates concurrent processes using plain C++
 - object-oriented design and template classes



the standard C++ library complicates the VCs unnecessarily

 SystemC consists of a set of C++ classes that simulates concurrent processes using plain C++

 $c[i]' = c[i], \qquad 0 \le i < position$ $= t, \qquad position \le i < position + n$ $= c[i - n], \qquad position + n \le i < size + n$ c.size' = c.size + n $c.capacity' = c.capacity \times 2^{\lceil \log_2(\frac{c.size + n}{c.capacity}) \rceil}$ position' = position Ret = positionthe statement of the product of the vector the ve

- SystemC consists of a set of C++ classes that simulates concurrent processes using plain C++
 - object-oriented design and template classes



the standard C++ library complicates the VCs unnecessarily

- hypothesis:
 - abstract representation of the standard C++ libraries to conservatively approximate their semantics

BMC of Discrete-Time Systems

 discrete-time systems consist of a mathematical operator that maps one signal into another signal

N A A \ Z

2k-1

n_1

fixed-point implementation leads to errors due to the finite word-length

BMC of Discrete-Time Systems

 discrete-time systems consist of a mathematical operator that maps one signal into another signal



fixed-point implementation leads to errors due to the finite word-length

BMC of Discrete-Time Systems

 discrete-time systems consist of a mathematical operator that maps one signal into another signal

X(n)
T [.]
Y(n) = T[x(n)]

$$y(n) = -\sum_{k=1}^{N} a_k y(n-k) + \sum_{k=0}^{M} b_k x(n-k)$$

 $Y(n) = -\sum_{k=1}^{N} a_k y(n-k) + \sum_{k=0}^{M} b_k x(n-k)$

fixed-point implementation leads to errors due to the finite word-length

- hypothesis:
 - discrete-time systems realization has a rigid structure
 - simplify the models according to the property to be verified

Software BMC using ESBMC



- state: program counter and program variables
- derived from control-flow graph
- checked safety properties give extra nodes
- program unfolded up to given bounds
 - loop iterations
 - context switches
- unfolded program optimized to reduce blow-up

crucial

- constant propagation
- forward substitutions



Software BMC using ESBMC

- program modelled as state transition system in
 - state: program counter and program variables
 - derived from control-flow graph
 - checked safety properties give extra nodes
- program unfolded up to given bounds
 - loop iterations
 - context switches
- unfolded program optimized to reduce blow-up
 - constant propagation
 - forward substitutions
- front-end converts unrolled and optimized program into SSA

int main() {
 int a[2], i, x;
 if (x==0)
 a[i]=0;
 else
 a[i+2]=1;
 assert(a[i+1]==1);
}

```
g_{1} = x_{1} == 0

a_{1} = a_{0} \text{ WITH } [i_{0}:=0]

a_{2} = a_{0}

a_{3} = a_{2} \text{ WITH } [2+i_{0}:=1]

a_{4} = g_{1} ? a_{1} : a_{3}

t_{1} = a_{4} [1+i_{0}] == 1
```

Software BMC using ESBMC

program modelled as state transition system in

- state: program counter and program variables
- derived from control-flow graph
- checked safety properties give extra nodes
- program unfolded up to given bounds
 - loop iterations
 - context switches
- unfolded program optimized to reduce blow-up
 - constant propagation 1
 - forward substitutions
- front-end converts unrolled and optimized program into SSA
- extraction of *constraints* C and *properties* P
 specific to selected SMT solver, uses theories
- satisfiability check of $C \land \neg P$

int main() { int a[2], i, x; if (x==0)a[i]=0; else a[i+2]=1; **assert**(a[i+1]==1); $g_1 := (x_1 = 0)$ $\wedge a_1 \coloneqq store(a_0, i_0, 0)$ $C := | \wedge a_2 := a_0$ $\wedge a_3 := store(a_2, 2+i_0, 1)$ $\wedge a_4 \coloneqq ite(g_1, a_1, a_3)$ $\overline{i_0} \ge 0 \land i_0 < 2$ $| \wedge 2 + i_0 \ge 0 \wedge 2 + i_0 < 2$ $P \coloneqq$ $\wedge 1 + i_0 \ge 0 \wedge 1 + i_0 < 2$

 \land select $(a_4, i_0 + 1) = 1$

Context-Bounded Model Checking in ESBMC

Idea: iteratively generate all possible interleavings and call the BMC procedure on each interleaving

... combines

- **symbolic** model checking: on each individual interleaving
- explicit state model checking: explore all interleavings
 - bound the number of context switches allowed among threads

Lazy Exploration of the Reachability Tree



Lazy Exploration of the Reachability Tree



→ execution paths
----> blocked execution paths (*eliminated*)

Lazy Exploration of the Reachability Tree



→ execution paths
----> blocked execution paths (*eliminated*)

Achievements

- proposed first SMT-based context-BMC for full C
 - verifies single- and multi-threaded software (ASE'09, distinguished paper award at ICSE'11, TSE'12)
 - discrete-time systems (SBrT'13) and C++ (ECBS'13)
 - combines plain BMC with k-induction (TACAS'13, SBESC'13)
 - found undiscovered bugs related to arithmetic overflow, buffer overflow, and invalid pointer in standard benchmarks
 - confirmed by the benchmark's creators (NOKIA, NEC, NXP)
 - most prominent BMC tool (two bronze medals in the overall ranking at TACAS'12 and TACAS'13)
- users of our ESBMC model checker
 - Airbus, Fraunhofer-Institut (Germany), LIAFA laboratory (France), University of Tokyo (Japan), Nokia Institute of Technology (Brazil)