


Verification of Delta Form Realization in Fixed-Point Digital Controllers Using Bounded Model Checking

Iury V. Bessa, Hussama I. Ibrahim, Lucas C. Cordeiro, and
João E. C. Filho
iurybessa@ufam.edu.br




Application of a Digital Controller to a Power DC-DC Converter

- Digital controllers have become pervasive in power electronics applications
- Despite several advantages, they present some limitations for these applications




Application of a Digital Controller to a Power DC-DC Converter

- Limit Cycle (LC) oscillations require high effort from engineers
- Round-off errors in products or overflows in sums may cause oscillations
- The output voltage might present an undesirable oscillation




Application of a Digital Controller to a Power DC-DC Converter

- More **energy losses** and short **silicon lifespan**
- LC's are actually verified through time-domain simulations
 - This is an inefficient method since it is time-consuming and not conclusive



Bounded Model Check (BMC)

- Basic Idea: given a transition system M , check negation of a given property φ up to given depth k



- Translated into a VC ψ such that: **ψ is satisfiable iff φ has counterexample of max. depth k**
- BMC has been applied successfully to verify (embedded) software since early 2000's, but it has not been used to verify digital controllers


Objectives of this work

**Perform BMC of digital controllers
implemented in direct and delta forms**

- Investigate the FWL effects in fixed-point digital controllers implementation via a BMC tool
- Propose a methodology for digital controllers implementation with the aid of a BMC tool: the DCVerifier
- Verification engine: ESBMC (*Efficient SMT-based Context-Bounded Model Checker*)
- Check the performance of the delta implementations
- Verify overflows, limit cycles, time constraints, stability, and minimum phase in digital controllers

Digital Controllers Implementation Forms


- Digital controllers implementation forms:
 - Direct form
 - Companion form
 - Jordan form
 - Diagonal form
 - Ladder form
 - Delta form
- Direct Forms
 - DFI
 - DFII
 - DTFII



```
float controller()
{
    float yn=0;
    for (int k=0; k<M; k++)
    {
        yn += *b++ * *x--;
    }
    for (int k=1; k<N; k++)
    {
        yn-= *a++ * *y--;
    }
    return yn;
}
```

Some advantages of the delta form

- Delta forms:
 - DDFI
 - DDFII
 - DDTFII
- Literature indicates that there is a close connection between digital delta form and the continuous controller
- Better numericals properties
- Reduced round-off errors




Digital Controllers Implementation Aspects

- Reduced dynamical range
- Quantization effects (FWL):
 - **Overflows**: occurs when a sum or product exceeds the maximum representable value
 - **Limit Cycles**: oscillations in output that keep a constant input due to round-offs and overflows
 - **Output errors**: the response presents deviations from the expected value
- Time constraints
- Coefficients round-off:
 - Poles and zeros sensitivity: dynamical behavior changes
 - Stability issue


Digital Controllers Verification Paradigm

- Common techniques to avoid problems:
 - **Scaling:** may prevent overflows, but enhances the output error
 - **Resolution changes** (number of bits): boosts the precision, reducing errors and preventing LC
 - **Linear and non-linear compensations:** an aditional control loop may rectify the LCs
 - **Non-fragile Control:** the deviations of FWL effects are considered in design as uncertain, and the designed controller should be robust to them
- Digital controllers implementation validation:
 - Based on simulations and tests
 - Consume a lot of effort and time
 - Cannot cover all the possibilities


DCVerifier: Digital Controllers Implementation with Bounded Model Checking




DCVerifier: Digital Controllers Implementation with Bounded Model Checking




DCVerifier: Digital Controllers Implementation with Bounded Model Checking




DCVerifier: Digital Controllers Implementation with Bounded Model Checking




DCVerifier: Digital Controllers Implementation with Bounded Model Checking




DCVerifier: Digital Controllers Implementation with Bounded Model Checking




DCVerifier: Digital Controllers Implementation with Bounded Model Checking




DCVerifier: Digital Controllers Implementation with Bounded Model Checking




DCVerifier: Digital Controllers Implementation with Bounded Model Checking



DCVerifier: Digital Controllers Implementation with Bounded Model Checking



DCVerifier: Digital Controllers Implementation with Bounded Model Checking



Motivation

Controllers

DCVerifier

Evaluation

Conclusions

DCVerifier usage example



DCVerifier usage example



- $C(z) = \frac{0.2(z^2 - 2z + 1)}{z^2 - 0.25}$

DCVerifier usage example



- $C(z) = \frac{0.2(z^2 - 2z + 1)}{z^2 - 0.25}$
- < 3,12 >: 3 bits for integer part and 12 bits for fractional part
- Dynamical Range: [-1,1]

Numeric format choosen based on impulse response sum and in the hardware limitations


DCVerifier usage example




- $C(z) = \frac{0.2(z^2 - 2z + 1)}{z^2 - 0.25}$
- < 3,12 >:3 bits for integer part and 12 bits for fractional part
- DFII
- Dynamical Range: [-1,1]

Random first trial


DCVerifier usage example



DCVerifier usage example



DCVerifier usage example



DCVerifier usage example



- $C(z) = \frac{0.2(z^2 - 2z + 1)}{z^2 - 0.25}$
- < 3,12 >: 3 bits for integer part and 12 bits for fractional part
- Dynamical Range: [-1,1]

Maintain the Representation


DCVerifier usage example




- $C(z) = \frac{0.2(z^2 - 2z + 1)}{z^2 - 0.25}$
- < 3,12 >:3 bits for integer part and 12 bits for fractional part
- TDFII
- Dynamical Range: [-1,1]

**Change the Realization Form
TDFII presents less sums and products**

DCVerifier usage example



DCVerifier usage example



DCVerifier usage example



- $C(z) = \frac{0.2(z^2 - 2z + 1)}{z^2 - 0.25}$

- <3,12>:3 bits for integer part and 12 bits for fractional part
- Dynamical Range: [-1,1]


- TDFII

- Verify overflow
- Verification time: 3600
- MSP430 16-bit 16 MHz

- ESBMC
- Bound: 10 samples


Repeat the test

DCVerifier usage example




The problem was solved

DCVerifier usage example



But verifying limit cycles...


DCVerifier usage example



Appears an oscillation: {-0.002, -0.002, -0.0015, -0.0015, -0.002, -0.002, -0.0015, -0.0015, -0.002, -0.002}.

Zero input sequence
Redefine the implementation!


DCVerifier usage example




Verifying with a different representation...

There is a trade off: the oscillation is solved; however there is an accurate loss.

DCVerifier usage example



DCVerifier usage example



DCVerifier usage example



- $$C(z) = \frac{1.611z^2 + 3.079z - 3.794}{z^2 + 1.084z + 0.1289}$$


DCVerifier usage example




- $C(z) = \frac{1.611z^2 + 3.079z - 3.794}{z^2 + 1.084z + 0.1289}$

- <3,4>:6 bits for integer part and 7 bits for fractional part
- Dynamical Range: [-5,5]


DCVerifier usage example




DCVerifier usage example




DCVerifier usage example



DCVerifier usage example



DCVerifier usage example: Delta effect




Experimental Objectives

- Use BMC tools to verify digital controllers
- Find potential bugs before the deployment
- Evaluate the proposed methodology, in particular the DCVerifier
- Verify overflows, limit cycles, time constraints, and stability
- Compare the delta operator and the direct-form performance from the verification point of view

Experiments Setup


- Verification Environment
 - Intel Core i7-2600 3.40 GHz processor, 24 GB of RAM, and Ubuntu 11.10 64-bits
 - ESBMC v1.23 with the SMT solver Z3 v4.0
- Hardware Considerations
 - Verifications based on MSP340, 16 MHz clock
 - Wordlength: 16 bits

Experimental Results



The verification results are conclusive in almost 95% of the testcases

Experimental Results



Direct realization presented 40% of errors in properties. Delta decreased it to 27.5%

Conclusions

- BMC is a promising alternative for digital controllers verification
- The verifications are conclusive in 94.5% of the benchmarks
- Neither false positives nor false negatives are reported
- The DCVerifier may reduce the design efforts
 - Since it is automatic and reliable
- Delta form doesn't remove all errors, but it decreases them substantially.
- Future work
 - Include more properties and realization forms
 - Include closed-loop properties verification
 - Create an automatic design tool

Thank you for your attention!

The tool and all benchmarks are available at www.esbmc.org